Prac4_Part1a_2012 Project Status (03/19/2012 - 16:50:38) | |||
Project File: | Prac4_Part1a_2012.xise | Parser Errors: | No Errors |
Module Name: | Prac4_Part1a_2012 | Implementation State: | Programming File Generated |
Target Device: | xc3s500e-5fg320 |
|
No Errors |
Product Version: | ISE 13.4 |
|
52 Warnings (52 new) |
Design Goal: | Balanced |
|
All Signals Completely Routed |
Design Strategy: | Xilinx Default (unlocked) |
|
All Constraints Met |
Environment: | System Settings |
|
0 (Timing Report) |
Device Utilization Summary | [-] | ||||
Logic Utilization | Used | Available | Utilization | Note(s) | |
Number of Slice Flip Flops | 147 | 9,312 | 1% | ||
Number of 4 input LUTs | 139 | 9,312 | 1% | ||
Number of occupied Slices | 114 | 4,656 | 2% | ||
Number of Slices containing only related logic | 114 | 114 | 100% | ||
Number of Slices containing unrelated logic | 0 | 114 | 0% | ||
Total Number of 4 input LUTs | 167 | 9,312 | 1% | ||
Number used as logic | 139 | ||||
Number used as a route-thru | 28 | ||||
Number of bonded IOBs | 15 | 232 | 6% | ||
Number of BUFGMUXs | 4 | 24 | 16% | ||
Average Fanout of Non-Clock Nets | 2.62 |
Performance Summary | [-] | |||
Final Timing Score: | 0 (Setup: 0, Hold: 0) | Pinout Data: | Pinout Report | |
Routing Results: | All Signals Completely Routed | Clock Data: | Clock Report | |
Timing Constraints: | All Constraints Met |
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | Current | Mon 19. Mar 16:49:03 2012 | 0 | 52 Warnings (52 new) | 0 | |
Translation Report | Current | Mon 19. Mar 16:49:17 2012 | 0 | 0 | 0 | |
Map Report | Current | Mon 19. Mar 16:49:26 2012 | 0 | 0 | 2 Infos (2 new) | |
Place and Route Report | Current | Mon 19. Mar 16:50:12 2012 | 0 | 0 | 3 Infos (3 new) | |
Power Report | ||||||
Post-PAR Static Timing Report | Current | Mon 19. Mar 16:50:21 2012 | 0 | 0 | 6 Infos (6 new) | |
Bitgen Report | Current | Mon 19. Mar 16:50:33 2012 | 0 | 0 | 0 |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
WebTalk Log File | Current | Mon 19. Mar 16:50:33 2012 |