ELEC 3004/7312: Signals Systems & Controls

Prac/Lab 1: Introduction to the NEXYS 2 + Sampling & Reconstruction on the NEXYS 2 Revised March 17, 2013

Pre-Lab

Note: The tutors will not assist you further unless there is real evidence you have attempted questions prior to the tutorial.

This laboratory is the combination of what used to be two sessions. This is now laboratory session with two experiments (i.e., Introduction to the NEXYS 2 and Sampling & Reconstruction on the NEXYS 2).

The Pre-laboratory exercise for this laboratory is to :

- Read through Experiments I and II of the Laboratory 1 Guide
- Read through the Experiment I Preparation
- Read and Complete Experiment II Preparation (page 14)

Laboratory Completion & Extra Credit Points

Доверяй, но проверяй

(doveryai, no proveryai - "Trust, but verify")

Laboratory Completion:

Please work **together** on the lab in groups of 2-3. Please submit an **individual** hand-in sheet. Treat the questions at the end of the Experiments as thought questions – questions that you should be able to answer, but not that you have to answer explicitly. Though you could be asked these during a tutor group review.

Tutor Group Review:

At various stages in the lab (or at the end) the tutors will come around to check progress. The **may** ask some questions to check your understanding. Each person in the group **may** get asked different questions at the tutor's discretion. Based on your answers they will mark (initial) your hand-in sheet. The tutors are just checking that you understand the core ideas of each Experiment and its Parts.

Extra Credit Points:

This practical laboratory is worth 1-4 Extra Credit Points on the final exam.

These will be distributed based on completion (as determined by the head tutor for your practical session) of the following sections at the end of the practical session.

Section Completed	Total Points Extra Credit Earned
Pre-Lab (Preparation for Lab 1 – Experiment II – p. 14)	+ 1
Complete Experiment I	+ 2
Complete Experiment II – Part 1 & 2	+ 3
Complete Experiment II – Part 3	+ 4

Experiment I: An Introduction to the NEXYS 2

Digilent's Nexys 2 is a **field programmable gate array** (FPGA) development board that allows for rapid and interactive implementation and debugging of FPGA designs. The Nexys2 provides communications to and from the FPGA, plus access to a wide range of peripherals such as LCD, RAM, serial flash memory, and analogue to digital/**digital to analogue converters** (ADC/**DAC**) via IO ports. This experiment focuses on the **DAC** interfaces, which are available in 8-bit as well as 12-bit versions.



Equipment

- 1. PC with Xilinx ISE 13.4, Digilent Adept & MATLAB;
- 2. Nexys 2 + USB to JTAG interface cable/s
- 3. Digilent PMOD-DA2 DAC board and PMOD-CON4 RCA board
- 4. Oscilloscope
- 5. 2 x cable: RCA male to BNC male approx 0.5 1 m
- 6. 1 x E36 DAC Filter board (UQ designed)



Preparation

LAB 1

Read and familiarise yourself with the following documents available from the course (or manufacturer's) website:

- The Nexys 2 Reference Manual Pages 1-5, 15, 17; http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,789&Prod=NEXYS2
- Digilent PMOD interface boards: http://www.digilentinc.com/Products/Catalog.cfm?NavPath=2,401&Cat=9
- PMOD DA2 Dual 12-bit DAC http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,401,487&Prod=PMOD-DA2
- PMOD AD1 Dual 12-bit ADC <u>http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,401,499&Prod=PMOD-AD1</u>

Answer the following questions:

1. Tabulate the two's complement binary representation of the decimal numbers -8 to 7. How many bits are required to do this? Identify the "sign bit" and the most significant bit.

2. Tabulate the unsigned binary representation of the decimal numbers 0 to 15. If this binary representation is then "shifted" (i.e., AC coupled) so that 0 represents $-V_{DD}/2$ and 15 represents $+V_{DD}/2$, again, identify the "sign bit" and the most significant bit.

3. Given the PMOD-AD1 can handle a range of input levels from GND to V_{DD} (where $V_{DD} = 5v$) and it has a 12-bit, unipolar binary analogue to digital (ADC), what is the quantisation step-size of the ADC?

4. The PMOD-DA2 is a 12-bit unipolar DAC with an output range from GND to VDD (where $V_{DD} = 5v$). What is the quantisation step-size of its output?

5. Can you explain how the code in SINEWAVE.VHD generates a sine wave? Can you predict the effect of increasing the number of samples in the LUT?

6. For 12-bit unsigned binary, what are the maximum and minimum decimal values?

7. Convert the minimum and maximum values, as well as 2048, 2831 and 3495 to hexadecimal, then into

12-bit binary. What are the values of I (index) for these values in the Look-up-table in the appendix?



Nexys 2 FPGA Board



PMOD-CON4, PMOD-DA2, USB-JTAG



DAC Filter board

Procedure

Part 1: Getting familiar with the Nexys 2 by generating a sine wave

1. Start Xilinx ISE using the desktop icon or run C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\ise.exe



Assemble the Nexys2 Board with a PMOD-CON4 (RCA), DAC Filter Board and PMOD-DA2 attached to JB1, as shown on page 1.

Now connect an RCA/BNC cable between the PMOD-CON4 upper socket and CH 1 on the oscilloscope, then connect a second cable from the lower PMOD-CON4 socket to CH 2 on the oscilloscope.

ISE Project Navigator (O.87xd) - [ISE Design Suite InfoCol	enter]	
> File Edit View Project Source Process Tool	ls Window Layout Help	- 8 ×
■ ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ●	PPBBPB REED PR FER 9	
Start ↔ □ & × ③		~
Welcome to the ISE@ Design Suite Project commands Open Project Project Browser New Project Open Example Recent projects Double click on a project in the list below to open	Release Overview Design Resources Documentation Project Havigator ISE Design Suite 13 Release Overview ISE Design Suite 13 Release Overview ISE Design Suite Highlights: • Introducing the 7 Series Device Support • Begin designing in Kintex™ -7 and Virtex®-7 devices today • Includes Intelligent Clock Gating to reduce dynamic pover • Team Design Fow • Improved productivity in embedded design, implementation design flow, and verification. • IEEE P1735 encryption flow for simulation inter-operability • Cadence® AXI Bus Function Model (BFM), sold separately, to verify your AXI4 IP IP Updates: Click here for the IP Release Notes library update: and new products. Resources • ISE Design Suite: Release Notes Guide (Including What's New in Xilinx ISE Design Suite Chapter) • ISE Design Suite: Installation and Licensing Guide • Known Issues in the Xilinx ISE Design Suite 13 Release	E
	4	
	ISE Design Suite InfoCenter	
Console		** 🗆 🗗 X
<		
Console O Errors 🔔 Warnings 😿 Find in File	es Results	

- 2. Create an FPGA Project
- 3. Click on "<u>New Project</u>".

Experiment I: An Introduction to the NEXYS 2

Type in the Location or Working Directory, then the Name of your Project.
 If you use a network drive, this will significantly slow things down, so use a local drive or USB drive!

You may have to use the Browse Directory button [...]

Enter the Device Properties as shown: General Purpose, Spartan 3E, XC3S500E, FG320, -4, HDL, XST, ISIM, VHDL

eate New Pro	n and type.		Project Settings Specify device and project properties. Select the device and design flow for the pr	oject	
inter a name, locati	ions, and comment for the project		Property Name	Value	
Name:	Pracla		Evaluation Development Board	None Specified	
Location:	C:\ELEC300-Pracia		Product Category	General Purpose	
Westing Desitance	C:\ELEC3004\Prac1a		Family	Spartan3E	
	C. ELCLOSOTPTACIA		Device	XC3SS00E	
Description:			Package	FG320	
			Speed	-4	
			Top-Level Source Type	HDL	
			Synthesis Tool	XST (VHDL/Verilog)	
			Simulator	ISim (VHDL/Venlog)	
			Preferred Language	VHDL	
			Property Specification in Project File	Store all values	
elect the type of to	op-level source for the project		Manual Compile Order		
Top-level source typ	De:		VHDL Source Analysis Standard	VHDL-98	
HOL		*	Enable Message Filteing	0	

5. You will now see a Project Summary page. Click "Finish"

The files for your project can now be added



The University of Queensland - School of Information Technology and Electrical Engineering $Page \ 5 \ of \ 22$

6. Download the following files from the ELEC3004 website and place them in your Working Directory:

sinewave.vhd		DA2RefComp.sym
clockdiv_1.vhd	triwave.vhd	DAC_CTRL.sym
DAC_CTRL.vhd	Prac1_a.sch	squarewave.sym
DA2RefComp.vhd	clockdiv1.sym	triwave.sym
squarewave.vhd	SINEWAVE.sym	ELEC3004top.ucf

These may also be available in a zip file -- http://robotics.itee.uq.edu.au/~elec3004/labs/Lab1Files.zip

7. Now use **Project\Add Source** and add all the files.

JSE Project Navigato File Edit View	r (0.87xd) - C:\ELEC3004\Pracla\Pracla.	xise - [ISE Design Suite InfoCenter] Nindow Layout Help	- 8 :
	New Source		
Design	Add Source		
View: 💿 🔯 Imple	Add Copy of Source	Ise Overview Design Resources Documentation Project Navigator	
Hierarchy Pracla C xc3s500e-4	New VHDL Library Manual Compile Order Import Custom Compile File List	E Design Suite 13 Release Overview	
The view of You can ad	Force Hierarchy Reparse	E Design Suite Highlights:	
using the t from the P	Cleanup Project Files	> Begin designing in Kintex™ -7 and Virtex®-7 devices today	
using the D Libraries pu Use:	Archava	Includes Intelligent Clock Gating to reduce dynamicpower Team Design Flow Improved productivity in embedded design, implementation design flow, and verification.	
• Ne	Design Goals & Strategies	IEEE P1735 encryption flow for simulation inter-operability	
No Processes F	 Design Summary/Reports Design Properties 	Cadence® AXI Bus Function Model (BFM), sold separately, to verify your AXI4 IP	

Organize + New folde	et			E •	
System (C:)	Name	Date modified	Туре	Size	
AddinLM		5/03/2012 5/58 PM	File folder		
ADS2009U1 Cygwin	_xmsgs iseconfig	5/03/2012 5/08 PM	File folder		
	clockdiv_l.vhd	3/03/2012 038 PM	VHDL File	2.18	
	Clockdiv1sym	B/03/2010 11:58 AM	SYM File	1 KB	
Drivers	DA2RefCemp.svm	16/07/2010 2:55 PM	SYMFile	3 68	
Eclipse JEE	DA2RefComp.vhd	19/07/2010 10:28	VHDL File	10 KB	
🗼 Eclipse SDK	DAC_CTRLsym	9/01/2010 2:59 PM	SYMFile	1 18	
Practa #	DAC_CTRLyhd	9/03/2010 2:51 PM	VHDL File	2 108	
	ELEC3004 op.ucf	17/08/2018 11:31	UCF File	3/(8	
👃 _xmsgs	Praci asih	17/08/2010 2:42 PM	SCH File	20 KB	
🗼 iseconfig	Praclagie	5/03/2012 6:08 PM	GISE File	2.68	
ELEC3600_Pra	> Praclaxist	5/03/2012 6:08 PM	Xilina 15E Project	37 KB	
FactSage	SINEWAVE.sym	17/08/2010 11:14	SYM File	1 KB	
EFST4	SINEWAVE.vhd	17/08/2010 12:36	VHDL File	1 KB	
glassfish3	SQUAREWAVE.sym	17/08/2010 2:31 PM	SYM File	1.65	
HSC4	SQUAREWAVE.vbd	17/08/2010 2-31 PM	VHDL File	2 KB	
IFOR	TRIWAVEsym	17/08/2010 12:40	SYM File	1 KB	
inetpub	TRIWAVEvhd	17/08/2010 2:32 PM	VHDL File	248	
Intel	in the second se				
MinGW32-xy					
Maxin-					
Program Files					
Program Files (*					

	File Name	Association		Library	
1	Clockdiv_1.vhd	All	•	work	
2	Clockdiv1.sym	None	۲		
3	O DA2RefComp.sym	None	•		
4	O DA2RefComp.vhd	All		work	100
5	O DAC_CTRL.sym	None			
6	O DAC_CTRL.vhd	All		work	
7	ELEC3004top.ucf	Implementatio		work	
8	Prac1_a.sch	All		work	
9	SINEWAVE.sym	None	•		
10	SINEWAVE.vhd	All	•	work	
11	SQUAREWAVE.sym	None	۲		
12	SQUAREWAVE.vrd	All	•	work	1.
13	TRIWAVE.sym	None	-	1	
14	C TRIWAVE.vhd	All		work	

	389 8 80	DAXOO	» # P	88 / 2 🔽 🦻	380	5 PK? 1	DEX	• •				
Desi	gn	+ ×	Design (*			Prac1 a	Project Sta	tus		
	View: () () Implementation	i 🔘 🞆 Simulation		Summary IOB Properties		Project File:	Prac1a.xis			Errors:		No Erro
1	Hierarchy	-	2 5	Module Level Utilization		Module Name:	Prac1 a		Impler	nentatio	on State:	New
'n	😑 😇 Pracla	-	- 73	Timing Constraints Pinout Report		Target Device	xc3s500e	-4fg320		Errors:		
	 clockdiv1.sym DA2RefComp.sy 	vm (Clock Report		Product Version:	ISE 13.4			Warnin	os:	-
-	DAC_CTRL.sym			Static Timing		Design Goal:	Balanced				Results:	-
1	SINEWAVE.sym			nd Warnings	4	Design Strategy:	Xilinx Defa	ault (unlock			Constraints	
2	SQUAREWAVE.s			Parser Messages Synthesis Messages	-	Environment:			_		ming Score:	-
2	□	12		Translation Messages		caracteristic					ining score.	-
		behavioral (SQUAF avioral (TRIWAVE.vh		Map Messages Place and Route Messages								-
	🕀 🖸 🚅 Praci a (Pra		R	iming Messages		Report Name		Detailed	Generated	Farmer	Warnings	Tales
	XLXI_2 - clo	Add Source		tgen Messages I Implementation Messag	er			Status	Generated	Errors	warnings	Inios
	XLXI48 - D	and the second se		leports		Synthesis Report		-		-		
	- 🔨 XLXI.95 - SI	And Copy of Soc	Irce	inthesis Report		Translation Report Map Report	_	-		-	-	
	ELEC3004to	Open		anslation Report						-		
-	(m	Remove		ace and Route Report	-	Place and RouteRep	port			-		
>	No Processes Running	Manual Compile	Order	rties		Power Report Post-PAR Static Timi	Depart					
t	Processes: Prac1_a	Set as Top Modu	le	e Message Filtering			ng Report					<u> </u>
T.	🛛 🔟 Design Summar	SmartGuide		gn Summary Contents Clock Report		Bitgen Report	_					
t	Design Utilities User Constraints	Implement Top N	Andula	Failing Constraints				_				
_	Synthesize - XST			Warnings			5	econdary	Reports			
D	1 Implement Desig	File/Path Display		✓ Show		Report Name		Status		Gene	erated	
	Generate Progra	Expand All		Full Paths Relative Paths			Date G	Senerated	1: 03/06/2012	- 12:29:	38	
~	Start 💐 Design 🚺 F	A Find	Ctrl+F	✓ File Name Only	E	Design Summ	ary					
ions	sole	Design Propertie	c					-				++ 🗆
	INFO:HDLCompiler:10			/ELEC3004/Pracla/		v_1.vhd" into	libra	ry work				
	INFO: ProjectMgmt -			bmpleted successf	ully.							
-	Launching Design Su	numary/keport Vi	ewer									
1	111											
1	Console C Errors	Warnings & Find	in Files Results							_		-

- 8. Set the Full Paths option as shown above
- 9. If you double-click on Prac1_a.sch, it will open in a window in the Project View Window:

+ 0 8 × 💽	
SelectOptions X	
ihen you dick on a branch:	DA2RefComp
Select the entire branch	
Select the line segment	
	CICCKUIV I SINE WAVE
and you move an object	ALIE ELE SCALUTION MARINE CARVINE INVE
Keep the connections to other objects	
Break the connections to other objects	· · · · · · · · · · · · · · · · · · ·
	212 CTC 37 17
then you use the area select tool, select the objects that:	DAC_CTRL
Are enclosed by the area	
Intersect the area	1 Di 1
	Free Pres
Objects excluding attribute windows Attributes windows only	
Attributes who ws only	WALLIN IN
7	XILINX
A	
17 16 15	4 (22)5
S	
- E	
3 *	
Design 💽 Files 🚺 Libraries 🏛 Symbols 🌮 Options 🚺 🌽 1	ISE Design Suite InfoCenter 💿 🛣 Design Summary 🖸 📴 Pract_#.sch* 🔯
U	
unching Design Summary/Report Viewer	
anching Design Summary/Report Viewer	

The University of Queensland - School of Information Technology and Electrical Engineering Page~7~of~22

10. 10.If you double-click on any of the ".vhd" files, you will see the contents of that file in the Project View window



11. To see the contents of ELEC3004top.ucf, double-click on the filename

ISE Project Navigator (O.87xd) - C:\ELEC3004\Prac1a\Prac1a.xise - [ELEC30	C3004top.ucf]	
File Edit View Project Source Process Tools Window La	Layout Help	- 5 ×
	B C F C F C F 1 #PACE: Start of Constraints generated R 2 #PACE: Start of PACE I/O Pin Assignment 4 NET "clk50mhz" LOC = "B8"; 5 # LEDs 6 #NET "LEDs<0>" LOC = "J14"; 7 NET "LEDs 8 #NET "LEDs<0>" LOC = "J14"; 9 #NET "LEDs 9 #NET "LEDs 10 #NET "LEDs 9 #NET "LEDs 11 #NET "LEDs 12 #NET "LEDs 13 #NET "LEDs 14 #NET "LEDs 15 LOC = "F4"; 14 #NET "LEDs 15 LOC = "R18"; #JB2 16 #SPI interface for PMOD DA1 board 20 NET "DA1_D1" LOC = "R18"; #JB2 18 #NET "DA1_D1" LOC = "M13"; #JB1 20 NET "DA1_CLK" LOC = "T17"; #JB1 20 NET "DA1_CLK" LOC = "T17"; #JB4	by PACE
Console Started : "Launching ISE Text Editor to edit cloco Preparing to edit ELEC3004top.ucf		top.ucf 🖸 ◀ ►
III Console Console Karrings Karrings Karrings Karrings		+
Save all the files that need saving	tr	n1Col1 UCF

The University of Queensland - School of Information Technology and Electrical Engineering Page 8 of 22

12. Next select **Process Properties**, then in Startup Options, set **FPGA Start-Up Clock** to JTAG Clock, and then click OK. *If this is the first time you have used this software, you may have to try instruction 13 below, first, then repeat instruction 12 to set the FPGA Start-Up Clock.*

File Edit View Project	t Source Process Add	Tools Wind	low Layou	Category	Switch Name	Property Name	Value	
rile cuit view riojeci	Source Modess Auc	i ious wind	IOW Layou	General Options Configuration Options	-g StartUpCik:	FPGA Start-Up Clock	JTAG Clock	1
30000	D D X > Implement	Top Module	1 # 2	Startup Options	-g DonePipe:	Enable Internal Done Pipe	2	
				Readback Options	-g DONE_cycle:	Done (Output Events)	Default (4)	1
ign	Run Run				-g GTS_cycle:	Enable Outputs (Output Events)	Default (5)	
Warman (a) (th) tomate and the	n 🗇 ன sir ReRun				-g GWE_cycle:	Release Write Enable (Output Events)	Default (6)	
View: Vi			X 88		-g LCK_cycle:	Wait for DLL Lock (Output Events)	Default (NoWait)	1
Hierarchy	Rerun All				-g DriveDone:	DriveDone Pin High		
Pracla C:\ELEC3004\P	racla\DA2R Force Proc	Current Data ess Up·to-Date	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			ty dispay level: Standard 💌 📝 Disp		efault

Now you can generate the file which will be downloaded to the Nexys 2 board using Digilent Adept software.

13. **Click once** on the Prac1_a filename in Hierarchy, and then double-click **Generate Programming File**.

If necessary, repeat instruction 12 to set the FPGA Start-Up Clock.

After 1 - 2 minutes, a file called "prac1_a.bit" will be saved to your Working Directory

_		ocesses Running	
1	Processes	Prac1_a	
		Design Summary/Report Design Utilities User Constraints Synthesize - XST Implement Design	5
		Generate Pr Configure T T Run Analyze Des ReRun	
-		Files Rerun A	I ptions 4

If all has gone well, you will see a message, "**Process "Generate Programming File" completed successfully**" in the Console window at the bottom of the screen.



A green progress bar will appear

Using the Digilent Adept software

To download the file to your board, connect the USB to JTAG cable that comes with the Nexys 2 board, then start 1. up the Digilent Adept software.



From the startup page, you may have to select Onboard USB, then Browse to your file and select Open 2.



3. Now press the Program button.

Digilent Adept		Digilent Adept					×
Connect: Onboa Product: Nexys	s2 - 500			Products	Onboard USB Nexys2 - 500		•
Config Test Register I/O File I/O I/O Ex Settin	igs	Config Test	Register I/O File	e I/O I/O Ex 1	Settings		-
FPGA >C3S500E	Browse Program	FPGA XC3S500E	prac1_a.bit		Browse	Program	
PROM %CF045	Browse	PROM ×CF04S			Browse	Program	
Initialize Chain				Initialize Chain			
Found device ID: f5046093 Found device ID: 41c22093 Initialization Complete. Device 1: XCE045 Device 2: XCE045 Set Config file for XC3S500E: "C:\ELEC3004\Prac1a\prac1_a,bit"		Device 1: XC3S500 Device 2: XCP045 Set Config file for XC3 Set Config file for XC3 Preparing to program Programming	35500E: "C:\ELEC3004\Prac 35500E: "C:\ELEC3004\Prac	la\praci_a.bit* la\praci_a.bit*			
				-			

4. You should now have a sinewave being sent to the PMOD-DA2 on port JB1 of the Nexys 2. You may look at this with your oscilloscope to verify that it is working correctly. To see the VHDL code used to generate the sinewave, doubleclick on the **SINEWAVE.VHD** file.

Thought Questions

- If you have the DAC Filter board available, the Raw signal is connected to the upper PMOD-CON4 connector and the Filtered signal is connected to the lower PMOD-CON4 connector.
- Plot the output waveform/s on the oscilloscope. What is the amplitude and frequency of the sine wave generated on each available channel?

The Master Clock is 50MHz, which is then divided by 200, in clockdiv1.vhd, to produce **Fr**. This frequency, **Fr**, controls the readout rate of the LUT which is n=16 elements long. If it takes 16 clock cycles of **Fr** to produce a complete LUT cycle, what is the theoretical audio output frequency? Is it the same as your measured frequency?

Try to confirm that the DAC step size is approximately the same as that calculated in the preparation. If it is not, can you explain why? **Hint** 1: is the DAC connected directly to the output? **Hint** 2: can you see a relationship between the steps in the output waveform, and the changes in the values in the LUT?

Suggest how you might modify the VHDL code so that a LUT with only 8 points is required. What are the advantages and disadvantages of this approach?

Appendix – Part 1:

Sinewave.vhd

end behavioral;

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity SINEWAVE is port
   (
                     : out std_logic_vector(11 downto 0);
        DATAOUT
        SAMPLECLK
                    : in
                            std_logic
   );
end SINEWAVE;
architecture behavioral of SINEWAVE is
signal I : integer range 0 to 15;
begin
             with I select
         DATAOUT <= "10000000000" when 0,
                                              --800
                    "101100001111" when 1,
                                               --B0F
                    "110110100111" when 2,
                    "111101100011" when 3,
                    "11111111111" when 4,
                    "111101100011" when 5,
                    "110110100111" when 6,
                    "101100001111" when 7,
                    "10000000000" when 8,
                    "010011110000" when 9,
                    "001001011000" when 10,
                    "000010011100" when 11,
                    "00000000000" when 12,
                    "000010011100" when 13,
                    "001001011000" when 14,
                    "010011110000" when 15;
             I <= I + 1 when rising_edge(SAMPLECLK);</pre>
```

END PART I

Experiment II: Sampling & Reconstruction on the NEXYS 2

Aims

In this laboratory section you will:

- Gain familiarity with the workings of an audio codec on the Nexys 2;
- Gain practical experience of the sampling and reconstruction of analogue signals, in particular you will characterise the anti-aliasing and reconstruction filters and observe the effects of aliasing;

Introduction

The Digilent Nexys 2 provides an FPGA-based **codec** and DSP system, where the functionality is implemented in VHDL, a **H**ardware **D**escription Language, rather than in conventional software. This implementation uses a **schematic** approach, so that the experimenter can see the structure of the DSP system graphically, then view and modify as necessary, the contents of the relevant modules in the system.



Figure 1: A block diagram of a practical DSP system.

Figure 1 shows a block diagram of a typical digital signal processing (DSP) system. On the Nexys 2 the ADC has a low pass filter with nominal cut-off frequency of around 500 kHz, however additional 10 kHz lowpass filters can be inserted at input and output. The Nexys 2 codec is implemented as separate analogue to digital (A2D) and digital to analogue (D2A) converters, these being represented by the sample and hold (S/H) plus quantiser (Q) and D/A blocks in Figure 1 respectively. Finally, the DSP block in Figure 1 is where the difference equation for implementing the desired digital filter is performed.

Equipment

PC with Xilinx ISE, Digilent Adept & Matlab;

- 1. PMOD AD1 and DA2 boards
- 2. 2 x PMOD CON4 boards
- 3. ADC and DAC Filter boards
- 4. Nexys 2 + JTAG interface cable/s;
- 5. Oscilloscope (preferably with FFT function);
- 6. 2 x cable: mono RCA male to mono BNC male, 0.5 1 metre long
- 7. Mono or stereo 3.5mm male to mono or stereo RCA male
- 8. Mono or stereo Y-adaptor, 3.5mm Male to 2 x 3.5mm Female
- 9. Signal Generator;
- 10. External speakers + audio jack cable + power pack;
- 11. 1 BNC T-adaptor M to 2F (F-M-F);
- 12. 1 x cable BNC Male to BNC Male, 0.5 1 metre long.



Figure 2. Nexys2 board with cable connections

Preparation

Note: preparation will be checked at the start of each laboratory class.

Answer the following questions:

- 1. Bearing in mind that the anti-aliasing filter on the PMOD-AD1 is set to approx. 500kHz, explain what happens to the analogue signal, x(t), after it has passed through this filter and is presented to the input of the A2D, when:
 - x(t) is a sinusoidal signal of frequency 10 kHz;
 - x(t) is a square wave (50% duty cycle) of fundamental frequency 4 kHz.
- 2. What is the Fourier series representation of a square wave and of a triangle wave?
- 3. If the DSP block in Figure 1 is assumed to have a sampling frequency of 25 kHz and performs the following difference equation: y[n] = x[n], (that is, the output of the A2D is copied directly to the input of the D2A) what is the frequency and approximate amplitude of the signal, y(t), observed at the **output** of the reconstruction filter, when:
 - x(t) is a sinusoidal signal of frequency 10 kHz;
 - x(t) is a sinusoidal signal of frequency 12.5 kHz;
 - x(t) is a sinusoidal signal of frequency 15 kHz;
 - x(t) is a square wave of fundamental frequency 4 kHz;
- 4. Assume a 2^{nd} order Sallen-Key lowpass filter with corner frequency (F_c) of 10 kHz is used for the anti-aliasing and reconstruction filters.
 - What is the expected attenuation at F_c?
 - What is the cutoff slope in dB/octave and dB/decade?

Procedure

Part 1: Sampling and Reconstruction

With reference to EXPERIMENT 1: INTRODUCTION TO THE Nexys2, carry out the following:

Start Xilinx ISE and Digilent Adept

- 8. Connect PMOD DA2 to JB1, and connect PMOD AD1 to JC1, both on the top row, then connect a PMOD CON4 to each, so that your connection looks like figure 2 above.
- 9. Ensure that JP2 and JP3 (near JB1 and JC1) have jumper blocks connecting the centre pin and VSWT.
- 10. Using an appropriate cable and T-piece combination, connect the output of the signal generator via the T-piece, to PMOD AD1 and to channel 1 of the oscilloscope.
- 11. Connect the output of PMOD DA2 to channel 2 of the oscilloscope.
- 12. Set CH1 and CH2 of oscilloscope to DC Coupling from the CH1/CH2 Menu buttons
- 13. On the function generator, pull the **Offset** button out and set the **Amplitude** control counter-clockwise and select **SINE** wave.
- 14. Open the FPGA Project: Prac2_Part1_2012.xise
- 15. Open **Prac2_Part1_2012.sch** and **codec.vhd** file by double clicking on these file names.
- 16. Ensure that slide switch 0 (SW0) is set to 0, i.e. down, or nearest the edge of the board.



Figure 3. Sample and Reconstruct schematic

- 17. In the Design View select Generate Programming File | ReRun All and wait until the bitfile is produced.
- 18. Download it to the Nexys2 board using Adept.
- 19. You will need to experiment with offset voltage and amplitude (**Page 3**) on the signal generator. Suitable starting values would be approx 2.5 volts DC for **Offset**, then **Amplitude** of approx. 4.5 Vp-p.



Part 2: Tasks and questions

Please ensure you adjust your input so that the output signal is sinusoidal, not clipped or distorted. For the phase response, just record the time difference (in uS) between input and output signal.

This section does not use the filter boards.

Use the signal generator to plot the magnitude and phase response, $H(\omega)$, of the system (i.e., from x(t), the input, through to y(t), the output) between DC and 12 kHz. To do this it is suggested that you make measurements at (at least) the following frequencies: 0.125, 0.25, 0.5, 1, 2, 4, 6, 8, 10, and 12 kHz;

- 1. What components of the block diagram in Figure 1 are contributing to your measured $H(\omega)$?
- 2. Is your measured phase response linear? Should it be?
- 3. Do your measurements confirm your answer to preparation question 1 (a)? If not, why?
 - 7. Now slowly increase the frequency of the input sine wave, x(t), from 10 to 15 kHz.
- 1. What happens to the frequency of the output sine wave, y(t)?
- 2. Explain what is happening in terms of the Nyquist rate and the sampling theorem;
- 3. Do your measurements confirm your answer to preparation question 2 (a), (b) and (c)?

4. What happens to the frequency of the output sine wave, y(t), when the input sine wave, x(t), approaches 25 kHz? That is, when x(t) is equal to the sampling frequency.

8. Set up the function generator to produce a **square** wave. Observe the audio output on the CRO both in the time and frequency domain (*using the FFT function from the MATH menu*).

1. What distortions do you observe in the audio output as you vary the fundamental frequency of the square wave from 100 Hz to 12 kHz? i.e., as compared to spectrum of the audio input.

2. Do your measurements confirm your answer to preparation question 2 (d)?

3. How can these distortions be explained? i.e., which components of Figure 1 are causing them? And what effect is aliasing having? Is your input signal amplitude too high?

4. Observe the time difference between the square wave input and the reconstructed output. How does the time difference change as you vary the frequency from 0 to 4 kHz?

5. What is the cause?

Part 3 : Tasks and questions

This section USES the filter boards.

Fit the DAC filter between the DA2 board and its CON4 board. Fit the ADC filter between the AD1 board and its CON4 board.



Experiment II: Sampling & Reconstruction on the NEXYS 2

If you look at the schematics in the appendix, you will see that there are connections for Raw Out and Filtered Out. This allows you to experiment with various combinations of input and output signals, being:

- 1. Raw in, Raw out
- 2. Raw in, Filtered out
- 3. Filtered in, Raw out
- 4. Filtered in, Filtered out.

Slide switch 0, **SW0**, allows you to select raw In (0), or Filtered In (1) for the ADC. The DAC filter board has Raw Out on the top connector and Filtered Out on the bottom connector. Combination a) is the same as not having the filter boards at all.

Part 3 continued:

If you move SW0, you can select between a) and c) for the top connector (Raw Out), and between b) and d) for the bottom connector (Filtered Out).

Remember to keep the input pk-pk value under 5V.

Connect the function generator to CH1 of the oscilloscope and the ADC. Set the function generator to Sinewave, 5 V p-p and DC offset of 2.5 volts.

For the following data, plot this in a spreadsheet and show to a tutor.

1. Connect the Raw Out (top connector) to CH2.

Raw in – Raw out

• Move SW0 to 0 (Raw in) then sweep the frequency from about 100Hz to about 25 kHz and observe the output on CH2. Record the input and output amplitudes, plus Frequency Out at 1, 4, 10, 15 and 20 kHz.

Filtered in – Raw out

- Now move SW0 to 1 (Filtered In) and repeat.
- Now connect Filtered out (bottom connector) to CH2.

Raw in – Filtered out

• Move SW0 to 0 (Raw in) then sweep the frequency from about 100Hz to about 25 kHz and observe the output on CH2. Record the input and output amplitudes, plus Frequency Out at 1, 4, 10, 15 and 20 kHz.

Filtered in – Filtered out

• Now move SW0 to 1 (Filtered In) and repeat.

Set the function generator to squarewave and repeat 1 to 6.

Record the results in the tables below or in a spreadsheet.

Either printout your plots, or save the files to your network drive for later review.

Data	Entry	Table

Sinewave	Filtered in – Raw out (SW0 = 1)		
Frequency in (kHz)	Vin pk-pk	Vout pk-pk	Frequency out
1			
4			
10			
15			
20			
Sinewave	Raw in – Filtered out (SW0 = 0)		
Frequency in (kHz)	Vin pk-pk	Vout pk-pk	Frequency out
1			
4			
10			

 20

 Sinewave

 Filtered in – Filtered out (SW0 = 1)

15

Frequency in (kHz)	Vin pk-pk	Vout pk-pk	Frequency out
1			
4			
10			
15			
20			

Squarewave Raw in – Raw out (SW0 = 0)

Frequency in (kHz)	Vin pk-pk	Vout pk-pk	Frequency out
1			
4			
10			
15			
20			

Squarewave Filtered in – Raw out (SW0 = 1)

Frequency in (kHz)	Vin pk-pk	Vout pk-pk	Frequency out
1			
4			
10			
15			
20			

Squarewave Raw in – Filtered out (SW0 = 0)

Frequency in (kHz)	Vin pk-pk	Vout pk-pk	Frequency out
1			
4			
10			
15			
20			

Squarewave Filtered in – Filtered out (SW0 = 1)

Frequency in (kHz)	Vin pk-pk	Vout pk-pk	Frequency out
1			
4			
10			
15			
20			

The University of Queensland - School of Information Technology and Electrical Engineering $Page \ 18 \ of \ 22$

Appendix – Part 2:

Schematic diagrams for filter boards:



Figure 4: ADC lowpass filter



Figure 5: DAC lowpass filter

This page is intentionally blank and be used as scratch paper

Experiment 1:	Hand-In Sheet
Introduction to the NEXYS 2 + Sampling & Reconstruction on the NEXYS 2	

Name:	
Student ID:	
Date:	

Group Name/Members:_____

As noted, this practical laboratory is worth 1-4 Extra Credit Points on the final exam. These will be distributed based on completion (as determined by the head tutor for your practical session) of the following sections at the end of the practical session.

Section Completed	Summary Comments (Student)	(Tutor)
Pre-Lab (Preparation Lab 1 – Section II)		
Complete Experiment I		
Complete Experiment II – Part 1 & 2		
Complete Experiment II – Part 3		



Please succinctly answer the following questions for the various lab sections. **Section I**

Q1) Suggest how you might modify the VHDL code so that a LUT with only 8 points is required. What are the advantages and disadvantages of this approach? List two of each. What is one overall benefit and downside to using a LUT?

Section II

Q2) Use this space to write your answers to the following questions from Part II:

- a) Should the phase response be linear? Why or why not?
- b) Explain, in terms of the Nyquist rate and sampling theory, what happens to the frequency of the output wave when the input wave frequency is swept from 10 to 15 kHz.

Section III

Q3) Summarise the differences between the four combinations of input and output signals experimented with in Part III. Note any differences between the sine wave and square wave outputs with the different combinations and provide a brief explanation.

Total Extra Credit Awarded: _____

Tutor Sign-Off: _____